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Reports to date of GaN HEMTs subjected to forward gate bias stress include varied extents of degradation. We report an extremely
robust GaN HEMT technology that survived—contrary to conventional wisdom—high forward gate bias (+6V) and current
(>1.8 A/mm) for >17.5 hours exhibiting only a slight change in gate diode characteristic, little decrease in maximum drain current,
with only a 0.1 V positive threshold voltage shift, and, remarkably, a persisting breakdown voltage exceeding 200V.
1. Introduction
There are recent reports stating that high negative gate bias
causes the gates of GaN HEMTs to degrade. The signature
of this degradation mechanism is an increase in gate leakage
current [1–3].
Other reports state that forward gate current limits
the survival times of GaN HEMTs, especially during RF
operation [4, 5]. GaN HEMTs (Lg = 0.7µm, Wg = 2 ×
100µm) in [6] reached about 400mA/mm forward gate
current before burning out. The semi-insulating Fe-doped
GaN of [6] was grown by MOCVD on sapphire substrates.
Reference [7] specifically considered the eﬀects of high
positive gate bias (up to +6V) on GaN HEMTs with gate-
integrated field plates, Lg = 0.25µm, and Wg = 2 × 25µm.
By stepping VG from +0.5 V to +6V in 0.5 V steps for 30
minutes per step, a reduction in VGon (VG at a normalized
gate current of 1mA/mm) after 360 minutes was observed,
accompanied by about a 104 increase in gate leakage current
and strong Ohmic gate behavior. The authors concluded
that the large forward gate current and high temperature
degraded the Schottky contact. Despite the reduction in
VGon, [7] showed that there was little degradation in drain
and source resistances and maximum drain current.
We show the results of stressing GaNHEMTs at extremely
high gate current densities but for longer times and with
more positive results. Despite the extremely high biases, the
devices we tested survived well past the current density in
[6] and were less conductive and with less VGon degradation
than those in [7]. Remarkably, it is noted that the devices
we tested survived the stresses—contrary to conventional
wisdom—with very little degradation in device drain current
and voltage capability.
2. Experimental
We stressed four nominally identical AlGaN/GaN HEMTs.
All four devices had the same structure which consisted of
a semi-insulating SiC substrate [8], a 0.5 µm length optically
defined gate with a gate-integrated field plate [8], and a
source-connected field plate [9]. Gate width was 2 × 50 µm.
The gate contained a nickel Schottky barrier and thick
gold overlay for low gate resistance. The highly resistive
GaN buﬀer was grown by OMVPE [8]. The AlGaN barrier
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was undoped [8]. SiN, grown by PECVD, was used for
passivation [8]. The gate-to-drain gap was greater than the
gate-to-source gap [8].
The devices were tested on a Peltier thermal base plate
in air. The power supplies used were Agilent models E5280A
High-Power Source/Monitor Unit (SMU) Module (for the
drain) and E5281A Medium-Power SMU Module (for the
gate) in a model E5273A 2-Channel SMU.
We stressed the devices to define a safe operating area.
An initially tested part (not shown) was stressed to IG ≈
260mA/mm at a base plate temperature of Tbp = 35◦C
without any discernable degradation, which provided the
reference and motivation for this study. Based on this obser-
vation, a detailed study of gate robustness was conducted as
described next. For this detailed study, the source and drain
were wire-bonded and the gate was contacted by a needle
probe. The following sequence was used at Tbp = 45◦C. The
voltage-sweep and transfer-curve voltage ranges were divided
into 201 linear, ∼35 ms dwell steps (∼7 seconds total sweep
time).
(1) Characterize with a transfer curve (VG = −6V to 1V
and VD = 10V) before any stress and after each stress
sweep (steps 2–6).
(2) Sweep VG three times from 0V to +2.5 V with VS =
VD = 0V.
(3) Sweep VG four times from 0V to +2.5 V with VS =
VD = 0V and hold VG at +2.5 V for 1 minute.
(4) Sweep VG from 0V to +3.0 V with VS = VD = 0V
and hold VG at +3.0 V for 1 minute. Repeat at +0.5 V
increments to VG = +6.5 V (IG = 1.89 A/mm).
(5) Sweep VG from 0V to +6.0 V with VS = VD = 0V and
hold VG at +6.0 V for 30 minutes.
(6) Repeat step 5 with 30-minute, 150-minute, 120-
minute, and >12-hour holding times, respectively, at
VG = +6.0 V (IG ≈ 1.82A/mm). After the last hold,
the device was in a small-bias state (IG ≈ 300µA/mm,
VS = VD = 0V) for two days due to the gate contact
needle probe coming loose.
In summary, the test lasted more than 17.5 hours at VG =
+6.0 V in addition to 1 minute at VG = +6.5 V.
3. Results and Discussion
Results from one of the tested devices are described in the
following. In summary, the device survived for >17.5 hours
the stress of biasing at VG = +6.0 V and IG ≥ 1820mA/mm
forward gate current (see Figure 2), which is a current density
of >360 kA/cm2 and >10.9W/mm power through the gate.
IDmax (defined as drain current at VG = 1V and VD =
10V) degraded slightly and saturated over stress duration
(see Figure 1). After 210 minutes of stress, degradation in
the ideality of IG-VG was observed at low currents (see the
upper left inset of Figure 2), although it is noted that this
ideality degradation did not significantly impact the current
handling capability and breakdown voltage capability of the
device.
The forward gate current values from our tested devices
were far more than the value of 400mA/mm (57 kA/cm2)
reported in [6] that destroyed the particular GaN HEMTs
tested in that report. The devices tested in this report
were also less conductive at high gate bias (1.63 A/mm,
326 kA/cm2 at VG = +5V) compared to those of [7],
wherein the forward gate current was reported to be 2 A/mm
(800 kA/cm2) at VG = +5V. We note that these comparisons
are to devices with diﬀerent gate lengths, contact and sheet
resistances, and source-to-gate-to-drain gaps, although the
point made strictly regards the robustness of the Schottky
gate which is less sensitive to these diﬀerences.
Figure 1 shows the transfer curves and associated gate
current in absolute value and transconductance of the device
throughout stressing. Black lines show step 1 (initial) and
the last repeat of step 2; red lines show the last repeat of
step 3 and results of step 4; finally, green lines show steps
5-6. Initial slight improvement in gate current (trapping
or burn-in behavior likely) gives way to degradation. The
transfer curves exhibit a degradation trend with a saturation
apparently after the first 30-minute holding time, much like
a transient burn-in eﬀect. Two separate causes—resulting in
quick degradation in the short term and slow degradation in
the long term—appear responsible for the electrical changes
observed during exposure to bias. The gate current increases
in a diﬀerent fashion, with a decreased rate of change—
leading to possible saturation—after the first several hours of
stress. There was little drain current degradation at the tested
current density—a 6.1% reduction, comparing the prestress
IDmax of 787mA/mm to the poststress IDmax of 739mA/mm.
In addition, there was only a 0.1 V positive shift in threshold
voltage.
Figure 2 shows the device’s gate diode curves during the
stress sweep from VG = 0V to +2.5 V ≤ VG ≤ +6.5 V (steps
2–6). During the first few sweeps, the gate current improved.
After this, excess leakage at low gate bias appeared (see upper
left inset), then the gate current increased with stress time
and saturated. Despite the ideality degradation, the break-
down voltage remained above 200V (based on satisfying
the nominal 1mA/mm industry criterion for breakdown). If
there is any change in VGon it is slight and masked by other
eﬀects. In contrast, [7] observed a noticeable change in VGon
of ∼0.5 V in significantly shorter stress time.
There are insuﬃcient details in [6, 7] to adequately com-
pare and contrast those structures and the present structure.
However, technology maturity, gate metal stack diﬀerences,
and the source-connected field plate in the present tech-
nology are possible factors for the observed improvements.
Reference [10] provides a physical explanation why positive
gate bias and current may not be as damaging to GaN
HEMTs as conventional wisdom dictated. Reference [10] also
provides an example of observations that do not conform to
expectations for thermally induced degradation: transcon-
ductance degraded more for a semi-ON state than for a
higher-power ON state.
The high forward gate current seen in this testing would
have caused significant degradation or failure in earlier vin-
tage GaNHEMTs. The tested GaNHEMTs exhibited the abil-
ity to withstand nearly constant high forward gate stress and
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Figure 1: Transfer and transconductance curves (a) and associated
gate current in absolute value (b) of the device as measured during
characterizations between gate stressing events. Insets show detail at
regions of interest in the same data sets. Extra gate current is seen
in (b) above VG ≈ −3.5V after 210-minute stress (top curve) that
is not seen after longer stress time (second-to-top curve). It is not
known if there was a temporary test issue or if that is indeed real.
demonstrated a high level of allowable forward gate stress.
The drain current failure criterion in [9] was−10% IDSS. The
nominal industry gate leakage failure criterion is 1mA/mm.
Neither failure criterion was reached in the characterizations
of the present testing (see Figure 1). Although the gate
leakage increased more than two orders of magnitude (see
Figure 1(b)), IDmax, VGon, and the breakdown voltage were
not significantly aﬀected. Of course, the maximum allowable
degradation in any particular parameter depends on the
specific application.
We should clarify that we do not anticipate continuous
long-term bias in real-world operation at the high VG
conditions we have tested and are not stating that this has
been shown to be practical. Instead, we showed that brief
excursions, or short-term operation, up to VG = +6.5 V may
be feasible. Based on the stress time endured for this testing,
such excursions would not be catastrophic.
To estimate device lifetime due to high forward gate
stress, an appropriate accelerant and acceleration model
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Figure 2: Gate diode curves during the stressing. Insets show
additional detail for regions of interest of the same curves as the
main plot and share the same units (i.e., mA/mm and V) as the
main figure. The data were collected at stress times represented in
Figure 1. Black curves represent the initial VG = +2.5 V gate stresses.
Red curves represent the gate voltage stress ramps of increasing
magnitude collected just prior to the red curves of Figure 1. Green
curves are gate voltage stress ramps collected just after the total
stress times represented by the green curves of Figure 1.
would need to be determined (since testing at use conditions
is impractical) through additional testing and analysis. In [3],
the authors state that gate degradation due to high reverse
gate bias is weakly dependent on temperature and strongly
dependent on gate voltage. Gate voltage may also be an
accelerant for forward gate stress. Physical failure analysis
would also be required to understand the degradation due
to high forward gate stress.
4. Conclusion
The mere survival of the device tested at IG ≥ +1.8 A/mm
and VG ≥ +6.0 V for >17.5 hours is remarkable, in addition
to the modest degradation in drain current that appears to
saturate over stress time. The results reported herein are
reproducible as evidenced by the similar responses of three
devices, in addition to the fact that these parts are of standard
commercial design from a baseline fabrication process. The
results observed indicate that the GaN HEMTs tested are
extremely robust to high forward gate bias and current.
Devices based on the tested structure show the potential to
withstand the rigors of forward gate bias and current during
RF operation, and the high IG tolerance seen may allow
extra latitude to circuit designers. Further investigations are
required to understand the time-temperature-VG trade space
and the full extent of degradation due to high forward bias
and current under RF operation and over very long time
periods (thousands of hours).
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